

**CORSO DI STUDIO** *Physics (LM-17)*
**ANNO ACCADEMICO** *2024-2025*
**DENOMINAZIONE DELL'INSEGNAMENTO** *Laboratory of Digital Devices*

General information	
Year of the course	1st
Academic calendar (starting and ending date)	1 <sup>st</sup> semester: September – December 2024
Credits (CFU/ETCS):	6
SSD	FIS/01
Language	English
Mode of attendance	Compulsory

Professor/ Lecturer	
Name and Surname	Saverio Simone
E-mail	Saverio.Simone@uniba.it
Telephone	0805443193
Department and address	Physics Department, via Amendola 173, Bari
Virtual room	
Office Hours (and modalities: e.g., by appointment, on line, etc.)	Wednesday, by appointment (also other days).

Work schedule			
Hours			
Total	Lectures	Hands-on (laboratory, workshops, working groups, seminars, field trips)	Out-of-class study hours/ Self-study hours
150	24	45	81
CFU/ETCS			
6	3	3	

Learning Objectives	
<b>Course prerequisites</b>	Basic Analog Electronics, transistor MOS-FET and BJT

<b>Teaching strategie</b>	Classroom lessons / tutorials, supported by video projector and with the help of networked PCs. CAD design in laboratories in groups of max. 2 students with the realization, simulation and testing of digital circuits
<b>Expected learning outcomes in terms of</b>	
<b>Knowledge and understanding on:</b>	<ul style="list-style-type: none"> <li>Understanding the scientific method, the nature, and the methods of research in Physics</li> <li>Knowledge of advanced computer tools commonly used in basic and applied research</li> <li>Fundamentals of digital electronics and logic design of combinatorial and sequential circuits</li> </ul>
<b>Applying knowledge and understanding on:</b>	<ul style="list-style-type: none"> <li>Ability to identify the essential elements of a phenomenon</li> <li>Ability to use analogy to apply known solutions to new problems (problem solving)</li> <li>Ability to use analytical and numerical mathematical computation tools</li> </ul>

	<ul style="list-style-type: none"> <li>● Ability to use electronic and computer technologies and their application to experimental data acquisition</li> <li>● professional electronic CAD for logic design and simulation of digital circuits . Design and test of logical circuits to solve real problems in physics , industrial , medical and environmental fields.</li> </ul>
<p><b>Soft skills</b></p>	<ul style="list-style-type: none"> <li>● <b>Making informed judgments and choices</b> <ul style="list-style-type: none"> <li>● Ability to work with increasing levels of autonomy, including taking responsibility in project planning and managing facilities.</li> <li>● awareness of safety issues in laboratory activities</li> <li>● Ability to analyze a problem and to propose the most appropriate electronic (circuit and technology) solution.</li> </ul> </li> <li>● <b>Communicating knowledge and understanding</b> <ul style="list-style-type: none"> <li>● Competence in communication in Italian and English in advanced fields of Physics</li> <li>● Ability to work in a group and to develop strategies for problem solving by comparing with colleagues and teachers.</li> </ul> </li> <li>● <b>Capacities to continue learning</b> <ul style="list-style-type: none"> <li>● Acquisition of basic knowledge tools for continuous learning and knowledge updates</li> <li>● Ability to consult bibliographic material, databases and material on internet.</li> </ul> </li> </ul>
<p><b>Syllabus</b></p>	

<p><b>Content knowledge</b></p>	<p><b>Number Systems and Conversion.</b>  <b>Boolean Algebra.</b>  <b>Appendix CMOS gates.</b>          Analog and digital signals. Binary numbers. Number systems conversion. Binary variables and true or false logic. Logic functions symbols, truth tables and timing diagrams: gates AND, OR, NOT, XOR, NAND and NOR. Electrical circuits to implement logic functions: MOS and BJT transistor as switches.          Totem-pole configuration. CMOS structure for NAND and NOT gates. CMOS and TTL logic families. Definition of logical levels and noise margins. Features of the logic gates: fan-out, propagation time, the rise and fall times. Examples of datasheets for integrated circuits SSI: 74LS00, 74HCT00, 74LS04, 74HCT04.</p> <p><b>Boolean algebra and Applications.</b>  <b>Multi-level Gate circuits NAND and NOR .</b>  <b>Application of Boolean Algebra Minterm and Maxterm.</b>  <b>Karnaugh Maps.</b>          Axiomatic definition Boolean algebra. fundamental theorems and proofs. Boolean functions. Analysis of Boolean functions and their representation as logic circuits. Complement of Boolean functions. The logic functions using NAND or NOR gates. Standard forms of Boolean functions. Transformation of a Boolean function in standard form. Examples of realization of Boolean functions by means of logic gates. Process of synthesis of Boolean functions. Minimization of Boolean functions; Method of Karnaugh maps; Maps with 3 and 4 variables. Minimum form of a Boolean function, as sum of products or product of sums expressions. Condition "don't care". Arithmetic functions: binary numbers addition and subtraction. Circuits half adder and full adder, carry-look-ahead.</p> <p><b>Combinatorial Circuit design using gates.</b>  <b>Multiplexers, Decoders, and Programmable Logic devices.</b></p> <p>Introduction to combinational logic circuits. External control of logic function using gates. Open Collector gates and wired logic. Tri-state gates and bus transmission of data, examples of datasheets for integrated 74LS125 and 74LS241. Multi-levels logical circuits and propagation delay: static and dynamic hazard.          Procedures for the design of logic circuits: multiplexer, demultiplexer / Data Selector, Decoder and programmable circuits, Decoder BCD to seven segments, Encoder with priority. Codes: BCD, Gray, Excess3. Programmable devices: ROM, PLD, PROM, PAL.          Field Programmable Gate Array (FPGA): Structure and Hardware description logic language (Verilog ).</p> <p><b>Sequential circuits: Latches and Flip-Flops; Register and counters.</b>          Sequential circuits definition. Analysis of asynchronous sequential circuits. Latch Set /Reset . Synchronous sequential circuits. S-R Flip Flop. JK Flip-Flop and JK Master-Slave. D type Flip-flop and T type. Edge-triggered flip-flop. Registers (examples: datasheet for 74LS373 and 74LS374). Shift-register. FIFO and RAM memories. Asynchronous Counters.</p> <p><b>Analysis of Clocked Sequential circuits</b>          Characteristics equations of flip-flops. Analysis of synchronous sequential circuits. Table of States and States Graph. Design of Binary Counters circuits with T and D Flip Flop.</p> <p><b>Laboratory experiments</b>          - Propagation delay measurement of NAND gates;</p>
---------------------------------	--

	<p>Synthesis, simulation and implementation of combinational and sequential circuits.</p> <p>Design and simulation of digital circuits using PSPICE CAD:</p> <ul style="list-style-type: none"> <li>-A 2 Bit Comparator;</li> <li>-A Circuit for the data transmission on a 3-State bus;</li> <li>-A Display using a Decoder BCD-seven segments;</li> <li>-A Decoder project by programming a PLD GAL16V8 ,with the OrCAD PLD program including simulation in /out;</li> <li>-A Decimal 2 digit asynchronous Counter;</li> <li>-A 4 bit synchronous counter using D and T Flip Flop ;</li> <li>-FPGA Circuits Design and Simulation with VERILOG and ISE.</li> </ul>
<b>Texts and readings</b>	<p>-C. H. Roth , L. Kinney; Cengage Learning “ Fundamentals of logic designs “ ;</p> <p>-Millman-Grabel; Ed. Mc Graw Hill “ Microelettronics “;</p> <p>-OrCAD Pspice , ORCADPLD tutorial , datasheet of electronic components (ex. <a href="http://www.alldatasheet.com/">http://www.alldatasheet.com/</a> ) .</p>
<b>Notes, additional materials</b>	Slides from lessons
<b>Repository</b>	

<b>Assessment</b>	
Assessment methods	
Assessment criteria	<ul style="list-style-type: none"> <li>● <b>Knowledge and understanding</b> of basic logical circuits and methodologies for the analysis and synthesis of combinational and sequential logic circuits and how to design and simulate combinational and sequential circuits using electronic CAD.</li> <li>● <b>Applying knowledge and understanding</b> to identify and implement the logical circuit that solves problems of applicative nature, also through group discussions or discussions with the teacher .</li> <li>● <b>Autonomy of judgment</b> Understanding of the simulation results to improve the designed circuits.</li> <li>● <b>Communicating knowledge and understanding</b> writing laboratory experience reports.</li> <li>● <b>Communication skills</b> Ability to present the results of an experiments effectively in written and oral form.</li> <li>● <b>Capacities to continue learning</b> how to consult bibliographic material, databases and material on internet.</li> </ul>
Final exam and grading criteria	Laboratory circuits design, simulation and test . Oral examination.
<b>Further information</b>	
	.